Application Specific Processor Design for H.264 Decoder with a Configurable Embedded Processor
نویسندگان
چکیده
Jin Ho Han et al. 491 An application specific processor for an H.264 decoder with a configurable embedded processor is designed in this research. The motion compensation, inverse integer transform, inverse quantization, and entropy decoding algorithm of H.264 decoder software are optimized. We improved the performance of the processor with instruction-level hardware optimization, which is tailored to configurable embedded processor architecture. The optimized instructions for video processing can be used in other video compression standards such as MPEG 1, 2, and 4. A significant performance improvement is achieved with high flexibility. Experimental results show that we could achieve 300% performance for the H.264 baseline profile level 2 decoder.
منابع مشابه
Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications which demand high-performance, low-power and high-level language programmability. Compared with typical VLIW-based DSP, ADRES can exploit higher parallelism by using more scalable hardware with support of novel compilatio...
متن کاملMultimedia Decoder Using the Nios II Processor
Design Introduction Our design target was to build a low-cost, high-performance H.264 decoder with a prototype H.264 decoder created using multiple small FPGAs. H.264 is a computationally complex, advanced video standard for achieving high compression ratios. To cater to the needs of high throughput applications such as HDTV, which requires 216,000 macroblocks/second of throughput, designers us...
متن کاملA Cache-Aware Strategy for H.264 Decoding on Multi-processor Architectures
H.264 is one of the most commonly used formats for the recording, compression and distribution of video. Encoders and decoders for the H.264 standard are widely in demand, and efficient strategies for enhancing their performance have been areas of active research. With the proliferation of many core architectures in the embedded community, there has been a trend towards parallelizing implementa...
متن کاملA Single Scalar DSP based Programmable H.264 Decoder
This paper presents a feasibility study of applying a legacy reconfigurable single scalar DSP processor to media processing. The latest video compression standard H.264 was adopted as target application. First, a pure software H.264 decoder was implemented based on the legacy DSP processor. Although real-time performance was not achieved, it exposed essential computational as well memory access...
متن کاملEarly Exploration of MIPS Cost and Memory Cost Trade-off for MediaDSP Media Processor
This paper presents an attempt at an early investigation or exploration of the trade-off between MIPS cost and memory cost. The cost model is an approximation based on knowledge of the application behavior and algorithm inner loop costs for the hardware architecture, which consists of a control processor and a SIMD processor. The application is an H.264 video decoder. Various memory configurati...
متن کامل